Difference between revisions of "CW308T-CEC1702"

Revision as of 07:00, 4 October 2017 (view source) LCraig (Talk | contribs) m (Tag: VisualEditor) ← Older edit		Revision as of 07:16, 4 October 2017 (view source) LCraig (Talk | contribs) m (Tag: VisualEditor) Newer edit →
Line 125:		Line 125:
	== Hardware Cryptography ==		== Hardware Cryptography ==
−	'''Multi-purpose AES Cryptographic Engine'''	+
−	- Hardware support for ECB, CTR, CBC, and OFB AES modes	+	==== '''Multi-purpose AES Cryptographic Engine''' ====
−	- Support for 128-bit, 192-bit and 256-bit key length	+	- Hardware support for ECB, CTR, CBC, and OFB AES modes
		+
		+	- Support for 128-bit, 192-bit and 256-bit key length
		+
	- DMA interface to SRAM, shared with Hash engine		- DMA interface to SRAM, shared with Hash engine
−	'''Cryptographic Hash Engine'''	+	==== '''Cryptographic Hash Engine''' ====
	- Support for SHA-1, SHA-256, SHA-512		- Support for SHA-1, SHA-256, SHA-512
		+
	- DMA interface to SRAM, shared with AES engine		- DMA interface to SRAM, shared with AES engine
−	'''Public Key Cryptographic Engine'''	+	==== '''Public Key Cryptographic Engine''' ====
	- Hardware support for RSA and Elliptic Curve public key algorithms		- Hardware support for RSA and Elliptic Curve public key algorithms
	- RSA keys length from 1024 to 4096 bits		- RSA keys length from 1024 to 4096 bits
Line 140:		Line 144:
	- Microcoded support for standard public key algorithms		- Microcoded support for standard public key algorithms
−	'''Cryptographic Features'''	+	==== '''Cryptographic Features''' ====
	- True Random Number Generator		- True Random Number Generator
	- 1 Kbit FIFO		- 1 Kbit FIFO
	- Monotonic Counter		- Monotonic Counter
		+
		+	== Programming/Debug Connections ==
		+	Programming the target involves three

---

Revision as of 07:16, 4 October 2017

CW308T-CEC1702
Target Device	MCHP CEC1702
Target Architecture	ARM Cortex M4F
Hardware Crypto	AES, SHA, RSA
Supported Apps	[]
Programmer	Generic SPI Flash Programmer
Status	In Development

The CEC1702 is an embedded controller with strong cryptographic support, customized for Internet of Things (IOT) platforms. The chip implements a highly-configurable, mixed signal, advanced I/O controller architecture. The device incorporates a 32-bit ARM Cortex M4F Microcontroller core with closely-coupled SRAM for code and data. A secure boot-loader is used to download the custom firmware image from the system’s shared SPI Flash device, thereby allowing system designers to customize the device’s behavior. The CW308T-CEC1702 incorporates the main chip with a 16MB SPI flash chip and a bi-directional SPI Buffer. The target board has standard power monitoring, UART serial, and clock In/Out compatibility with the CW308. JTAG pins and many GPIO pins are also exposed for prototyping and testing use.