Changes

CW305 Artix FPGA Target

199 bytes added, 01:03, 6 September 2016
Switches
The dip-switch (S2) routes to FPGA pins J16, K16, K15, and L14 (see PCB silkscreen). With generic designs that dip-switch has the following uses:
{| class="wikitable"
!J16
!Input Clock Source
|-
|1
|ChipWhisperer HS-IO
|-
|0 (Default)
|PLL1
|}
 
{| class="wikitable"
!K16
!ChipWhisperer HS-Out
|-
|1 (Default)
|Enabled (clock)
|-
|0
|Disabled
|}
See the example design documentation for more details.
Approved_users, bureaucrat, administrator
1,956
edits